An ML implementation of the MULTI-BSP model

<u>VICTOR ALLOMBERT¹</u>, FRÉDÉRIC GAVA²

 $^{1}\mathrm{LIFO}$ - Université d'Orléans, France $^{2}\mathrm{LACL}$ - Université Paris Est, France

18 July 2018





Table of Contents

1 Introduction

2 A generic compilation scheme

3 Conclusion

Table of Contents


1 Introduction

Structured parallel computing MULTI-BSP and MULTI-ML Current Multi-ML implementation

2 A generic compilation scheme

3 Conclusion

The world of parallel computing



V. Allombert, F. Gava

Bulk Synchronous Parallelism


The BSP computer

Defined by:

- p pairs CPU/memory
- Communication network
- Synchronisation unit
- Super-steps execution

Properties:


- Deadlock-free
- Predictable performances



local computations

communication


barrier next super-step



Hierarchical architectures


Characterised by:

- Interconnected units
- Both shared and distributed memories
- Hierarchical memories




MULTI-BSP

- 1 A tree structure with nested components
- 2 Where nodes have a storage capacity
- 3 And leaves are processors
- **4** With sub-synchronisation capabilities



MULTI-BSP


- Stage 3: 4 nodes with a network access
- Stage 2: one node has 4 chips plus RAM
- Stage 1: one chip has 8 cores plus L3 cache
- Stage 0: one core with L1/L2 caches



The $\operatorname{MULTI-BSP}$ model

Execution model

A level *i* superstep is:




The MULTI-BSP model

Execution model

A level *i* superstep is:

• Level i-1 executes code independently




The MULTI-BSP model

Execution model

A level *i* superstep is:

- Level i 1 executes code independently
- Exchanges information with the m_i memory




The $\operatorname{MULTI-BSP}$ model


Execution model

A level *i* superstep is:

- Level i-1 executes code independently
- Exchanges information with the m_i memory
- Synchronises




Basic ideas




Basic ideas

- BSML-like code on every stage of the MULTI-BSP architecture
- Specific syntax over ML: eases programming



Basic ideas

- BSML-like code on every stage of the MULTI-BSP architecture
- Specific syntax over ML: eases programming
- Multi-functions that recursively go through the MULTI-BSP tree



Current implementation

Current approach


- Modular
- Generic functors
- Communication routines
- Portable on shared and distributed memories

Current version


- Based on MPI
- SPMD
- One process for each nodes/leaves
- Distributed over physical cores
- Shared/Distributed memory optimisations

Current implementation

- One process per leaf/node
- Distributed over physical cores



Current implementation



Drawback of current implementation

- Closure communication
- Unnecessary communication
- Unnecessary processes

Table of Contents

1 Introduction

2 A generic compilation scheme


3 Conclusion

Why a new implementation ?

- Minimise the number of daemons
- Abstract compilation scheme

The execution scheme

The code is duplicated on each cores



- The code is duplicated on each cores
- MULTI-BSP code is executed sequentially everywhere

- The code is duplicated on each cores
- MULTI-BSP code is executed sequentially everywhere
- A multi-function is, basically, a scheduler

- The code is duplicated on each cores
- MULTI-BSP code is executed sequentially everywhere
- A multi-function is, basically, a scheduler
- Schedulers receives "continue (and daemon spawn)" or "end" execution

- The code is duplicated on each cores
- MULTI-BSP code is executed sequentially everywhere
- A multi-function is, basically, a scheduler
- Schedulers receives "continue (and daemon spawn)" or "end" execution
- Schedulers waits primitives instructions

- The code is duplicated on each cores
- MULTI-BSP code is executed sequentially everywhere
- A multi-function is, basically, a scheduler
- Schedulers receives "continue (and daemon spawn)" or "end" execution
- Schedulers waits primitives instructions
- Leaves are running sequential code

Primitive abstraction

Low level routines

- Signal and rcv: asynchronous communications
- up: communicate upward
- run: spawn daemon
- WakeUpChildren and WakeUpAll: broadcast values

Correctness

Theorem 1. For a program $P = e_1; ; \cdots; ; e_n$ and if $\mathcal{WF}_{-}(e_i)$,

• If
$$\mathcal{M} \vdash e_i \Downarrow_p^{\mathcal{L}} v_i$$
 for each e_i then:
 $\langle\!\langle \{\mathcal{E}_0, \triangleleft \llbracket P \rrbracket_{\scriptscriptstyle M} \rhd \}, \dots, \{\mathcal{E}_{p_c}, \triangleleft \llbracket P \rrbracket_{\scriptscriptstyle M} \rhd \} \rangle\!\rangle \Rightarrow^*$
 $\langle\!\langle \{\mathcal{E}'_0, \triangleleft v_0 \rhd \}, \dots, \{\mathcal{E}'_{p_c}, \triangleleft v_{p_c} \rhd \} \rangle\!\rangle$
• If $\mathcal{M}, \vdash e_i \Downarrow_p^{\mathcal{L}} \infty$ for one e_i then:
 $\langle\!\langle \{\mathcal{E}_0, \triangleleft \llbracket P \rrbracket_{\scriptscriptstyle M} \rhd \}, \dots, \{\mathcal{E}_{p_c}, \triangleleft \llbracket P \rrbracket_{\scriptscriptstyle M} \rhd \} \rangle\!\rangle \Rightarrow^{\infty}$

Then, we get $\langle \langle e, ..., e \rangle \rangle \Rightarrow_{safe}$, where $\Rightarrow_{safe} \equiv \Rightarrow^* \cup \Rightarrow^{\infty}$.

Performances

Execution platform

Mirev3:

- 4 nodes with 2 octo-cores (INTEL xeon E5 2650 at 2.6Ghz)
- 64GB of memory per node
- 10Gbit/s network

Algorithm	i7	mirev 3_1	mirev3	mirev3 _{ht}
TDS	690	2070	8625	16100
FFT	972	2916	12150	22680

Functions closures overhead (in Bytes)

Table of Contents

1 Introduction

2 A generic compilation scheme



Conclusion

Presented work

- Abstracts implementation
- Gives greater confidence on the compilation
- Reduces runtime overhead
- Reduces communications

Future work

- Prove the compilation scheme using the $_{\rm COQ}$ proof assistant
- Extend approach to all OCAML features

Thank you for your attention O

 ${\sf Questions}\ ?$